VJ
NOTES
VJNOTES
VNR VJIET
Branches
Contributors
Search
Jump to…
Ctrl K
Upload
Loading…
Home
Search
My branch
Saved
Upload
Home
EVL
Semester 4
EVL · Semester 4
II Year · Sem II
Sem 1
Sem 2
Sem 3
Sem 4
Templates
Record sheets
Lab record paper, ready to print
PDF
CBP template
Course Based Project report (Word, editable)
DOCX
WIL report template
Work Integrated Learning report (editable)
DOC
Theory
NMCV
Numerical Methods and Complex Variables
25BS1MT202
·
5 chapters
0 files
CMOS
CMOS Digital IC Design
25PC1EV204
·
5 chapters
0 files
DV
Design Verification using System Verilog
25PC1EV205
·
5 chapters
0 files
ADC
Analog and Digital Communications
25PC1EC206
·
5 chapters
5 files
CA
Computer Architectures
25PC1EV206
·
5 chapters
0 files
DT
Design Thinking
25PW4EV201
·
5 chapters
0 files
GS
Gender Sensitization
25VA7EN201
·
5 chapters
0 files
Labs & skill courses
CMOS Lab
CMOS Digital IC Design Laboratory
25PC2EV202
·
Lab
0 files
DV Lab
Design Verification using System Verilog Laboratory
25PC2EV203
·
Lab
0 files
CM Lab
Computational Mathematics Laboratory
25BS2MT211
·
Lab
0 files
Scripting
Scripting Languages for VLSI
25SD5EV201
·
Lab
1 file